

**BEST AVAILABLE COPY**

J1011 U.S. PRO  
009/008339  
03/13/01

	Subclass	ISSUE CLASSIFICATION
	Class	

**PATENT NUMBER**

**U.S. UTILITY** Patent Application

O.I.P.E.  
SCANNED *s<sup>2</sup>* Q.A. *UR*

**PATENT DATE**

APPLICATION NO 09/808339	CONT/PRIOR D	CLASS 706 703	SUBCLASS 14	ART UNIT 2122 2126	EXAMINER PHAN, THAI
-----------------------------	-----------------	---------------------	----------------	--------------------------	------------------------

ANTS Yo Na Zhou  
Anthony Fan

System and method for simulation of an integrated circuit design using a hierarchical input netlist and divisions along hierarchical boundaries thereof

PTO-2040  
12/89

## **ISSUING CLASSIFICATION**

TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input checked="" type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.				NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____  _____				ISSUE FEE	
	(Assistant Examiner)	(Date)		Amount Due	Date Paid
	(Primary Examiner)	(Date)		ISSUE BATCH NUMBER	
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.					

ANSWER

**WARNING:** The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A  
(Rev. 6/99)

FILED WITH:  DISK (CRF)  FICHE  CD-ROM  
(Attached in pocket on right inside flap)